View SCE5780_198824.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

RED SCE5780 YELLOW SCE5781 HIGH EFFICIENCY RED SCE5782 GREEN SCE5783 HIGH EFFICIENCY GREEN SCE5784 SOFT ORANGE SCE5785 0.180" 8-Character, 5x7 Dot Matrix Serial Input Dot Addressable Intelligent DisplayTM
Package Dimensions in Inches (mm)
1.690 (42.93) Max. .105 (2.68) .180 (4.57) .211 (5.36) 0 1 2 3 C .450 (11.43) Max. L 4 5 6 7 .090 (2.29)
Pin 1 Identifier Date code
C L .100 (2.54) C L .210 (5.33)
Intensity code Z
SCE578X YYWW SIEMENS .020 (0.51) .400 (10.16) C Pin 1 .100 -.005 Typ. L (2.54 0.13) (Tol. non accum.)
.010 (0.25) Pin 14 .012 (0.30) Typ.
FEATURES * Eight 0.180" (4.57 mm) 5 x 7 Dot Matrix Characters in Red, Yellow, High Efficiency Red, Green, High Efficiency Green, or Soft Orange * ROMless Serial Input, Dot Addressable Display Ideal for User Defined Characters * Built-in Decoders, Multiplexers and LED Drivers * Readable from 8 Feet (2.5 meters) * Programmable Features: - Clear Function - Eight Dimming Levels - Peak Current Select (12.5% or Full Peak Current) - Prescaler Function (External Oscillator Divided by 16 or 1) - Internal or External Clock
Pin 13
.158 (4.01) Typ.
.225 .018 (0.46) (5.71) Typ.
.300 (7.62)
Note: Unless otherwise specified, dimension tolerance= 0.010 inches (0.25 mm)
DESCRIPTION The SCE5780 (red), SCE5781 (yellow), SCE5782 (HER), SCE5783 (green), SCE5784 (HEG), and SCE5785 (orange) are eight digit, dot addressable 5x7 dot matrix, serial input, Intelligent Displays. The eight 0.180" (4.57 mm) high digits are packaged in a rugged, high quality, optically transparent, plastic 26 pin DIP with 0.3" pin spacing. The on-board CMOS has a 280 bit RAM, one bit associated with one LED, each to generate User Defined Characters. The SCE578X is designed to work with the serial port of most common microprocessors. Data is transferred into the display through the Serial Data Input (DATA), clocked by the Serial Data Clock (SDCLK), and enabled by the Load Input (LOAD). The Clock I/O (CLK I/O) and Clock Select (CLK SEL) pins offer the user the capability to supply a high speed external multiplex clock. This feature can minimize audio in-band interference for portable communication equipment or eliminate the visual synchronization effects found in high vibration environments such as avionic equipment. The prescaler function allows for a higher speed external multiplex clock when set to divide by 16.
2-187
Maximum Rating VCC, Logic Supply Voltage (non-operating) .. -0.5 to +7.0 VDC VLL, LED Supply Voltage (non-operating) ....... -0.5 to 5.5 VDC Input Voltage Levels Relative to Ground...............................................-0.5 to VCC+0.5 VDC Operating Temperature(1) ............................... -40C to +85C Storage Temperature ..................................... -40C to +100C Maximum Solder Temperature 0.063" below Seating Plane, t<5 sec....................................... 260C Relative Humidity at 85C.................................................. 85% Maximum Power Dissipation 70C ............................................................................. 1.7 W 85C ........................................................................... 1.25 W ESD (100 pF, 1.5 K)......................................................... 2 KV Maximum Input Current .............................................. 100 mA
Note: 1. For operation at high temperature, see Thermal Considerations.
Switching Specifications (over operating temperature range and VCC=4.5 V to 5.5 V) Symbol TRC TLDS TDS TSDCLK TSDCW TLDH TDH TWR TBL Description Reset Active Time Load Setup Time Data Setup Time Clock Period Clock Width Load Hold Time Data Hold Time Total Write Time Time Between Loads Min. 600 50 50 200 70 0 25 2.2 600 Units ns ns ns ns ns ns ns s ns
Note: TSDCW is the minimum time the SDCLK may be low or high. The SDCLK period must be a minimum of 200 ns.
Figure 1. Timing Diagram-Data Write Cycle
T LDS LOAD
T DS DATA
TLDH
D0 TDH
D7
SDCLK T SDCW T SDCLK
Figure 2. Timing Diagram-Instruction Cycle
TWR TBL LOAD
SDCLK
DATA
D0
D1
D2
D3 OR
D4
D5
D6
D7
D0
LOAD
SDCLK
SCE5780/1/2/3/4/5
2-188
Electrical Characteristics (over Operating Temperature) Parameter VCC VLL ICC (PWR DWN)(4) ILL (PWR DWN)(4) ICC ILL (20 IIL IIH VIH VIL IOH (CLK I/O) IOL (CLK I/O) JC-pin Internal OSC Frequency External OSC Frequency External OSC Frequency with Prescale Mux Frequency(3) 120 120 1.92 375 768 -8.9 1.6 34 347 347 5.55 1086 3.5 1.5 dots/char)(1) 240 Min. 4.5 3.0 Typ. 5.0 Max. 5.5 5.5 100 50 2 345 -10 10 Units V V A A mA mA A A V V mA mA C/W KHz KHz MHz Hz VCC=5.0 V, CLKSEL=1, Prescale=/ 1 VCC=5.0 V, CLKSEL=0, Prescale=/ 1 VCC=5.0 V, CLKSEL=0, Prescale=/ 16 VCC=5.0 V VCC=VLL=5.0 V, "#" displayed in 8 digits, brightness=100%, IP=100% at 25C VCC=5 V, all inputs=0 V VCC=VIN=5.0 V (all inputs) VCC=4.5 V to 5.5 V VCC=4.5 V to 5.5 V VCC=4.5 V, VOH=2.4 V VCC=4.5 V, VOH=0.4 V VCC=VLL=5.0 V, all inputs=0 V or VCC Conditions
Notes 1. Peak current=1.87 X ILL. ILL varies with VLL Normalized curve, Figure 11. 2. Unused inputs must be tied high. 3. Mux rate=[OSC Frequency/(64 x 7)]. 4. External oscillator must be stopped during power down mode for minimum current.
Input/Output Circuits Figures 3 and 4 show the input and output resistor/diode networks used for ESD protection and to eliminate substrate latch-up caused by input voltage over/under shoot. Figures 3 and 4. VCC input 1 K GND
Clock I/O input/output
VCC
1 K
GND
Inputs
SCE5780/1/2/3/4/5
2-189
Optical Characteristics at 25C VLL=VCC=5.0 V at 100% Brightness Level, Viewing Angle: X Axis 55, Y Axis 65 Red SCE5780
Description Symbol Min. Typ. Units
Luminous Intensity Peak Wavelength Dominant Wavelength Yellow SCE5781
Description
IV
(peak) (d)
37.5
9.0 660 639
cd/dot nm nm
Symbol
Min.
Typ.
Units
Luminous Intensity Peak Wavelength Dominant Wavelength High Efficiency Red SCE5782
Description
IV
(peak) (d)
75
110 585 583
cd/dot nm nm
Symbol
Min.
Typ.
Units
Luminous Intensity Peak Wavelength Dominant Wavelength Green SCE5783
Description
IV
(peak) (d)
75
190 630 626
cd/dot nm nm
Symbol
Min.
Typ.
Units
Luminous Intensity Peak Wavelength Dominant Wavelength High Efficiency Green SCE5784
Description
IV
(peak) (d)
75
150 565 570
cd/dot nm nm
Symbol
Min.
Typ.
Units
Luminous Intensity Peak Wavelength Dominant Wavelength Soft Orange SCE5785
Description
IV
(peak) (d)
120
215 568 574
cd/dot nm nm
Symbol
Min.
Typ.
Units
Luminous Intensity Peak Wavelength Dominant Wavelength
IV
(peak) (d)
120
150 635 626
cd/dot nm nm
Notes 1. Dot to dot intensity matching at 100% brightness is 1.8:1. 2. Display are binned for hue at 2 nm intervals for yellow, green, and high efficiency green. 3. Displays within a given intensity category have an intensity matching of 1.5:1 (max.)
SCE5780/1/2/3/4/5
2-190
Top View
Pin Definitions
Pin Function Definitions
0
1
2
3
1 2
4 5 6 7
CLKSEL VCC (Logic) VLL (LED) No pin Load
H=internal clock, L=external clock Logic power supply LED power supply No pins in these postions Low input enables data clocking into the 8-bit serial shift register. When Load goes high, the contents of the 8-bit serial shift register will be decoded. Power supply ground Serial data input Pins have no function For loading data into the 8-bit serial register on a low to high transition. No pins in these positions Asynchronous input, when low will clear the Multiplex Counter, User RAM, and Data Register. Control Word Register is set to 100% brightness, maximum peak current, and oscillator divided by 1. The display blanked. Outputs master clock or input external clock for display multiplexing.
3 4-10 11
Pin Assignment
Pin Function Pin Function
1 2 3 4 5 6 7 8 9 10 11 12 13
CLKSEL VCC (Logic) VLL (LED) No pin No pin No pin No pin No pin No pin No pin Load GND GND
14 15 16 17 18 19 20 21 22 23 24 25 26
Serial Data No connect Serial CLK No pin No pin No pin No pin No pin No pin No pin Reset CLK I/O No connect
12,13 14 15, 16 16
GND Serial Data No connect Serial CLK
17-23 24
No pin Reset
25
CLK I/O
Figure 5. Dot Matrix Format
0.028 (.72) typ. 0.100 (2.54) C1 C2 C3 C4 C5 R0 R1 R2 R3 R4 R5 R6 0.022 (.57) typ. 0.180 (4.57)
SCE5780/1/2/3/4/5
2-191
Display Column and Row Format C 0 Row 0 Row 1 Row 2 Row 3 Row 4 Row 5 Row 6 1 0 0 0 0 0 0 C 1 1 0 0 0 0 0 0 C 2 1 1 1 1 1 1 1 C 3 1 0 0 0 0 0 0 C 4 1 0 0 0 0 0 0
1=Display dot "On" 0=Display dot "Off'
Operation of the SCE578X The SCE578X display consists of two CMOS ICs containing control logic and drivers for eight 5x7 characters. The first IC controls characters 0 through 3 and the second IC controls characters 4 through 7. These components are assembled in a compact plastic package. Individual LED dot addressability allows the user great freedom in creating special characters or mini-icons. The serial data interface provides a highly efficient interconnection between the display and the mother board. The SCE578X requires a minimum three input lines as compared to fourteen for an equivalent eight character parallel input part. The on-board CMOS IC is the electronic heart of the display. Each IC accepts serially formatted data, which is stored in the internal RAM. The IC accepts data based on the character address selected. The first IC is selected when addressing characters 0 through 3, the second IC is selected when addressing characters 4 though 7, and both ICs are selected when the Control Word is addressed. Asynchronously the RAM is read by the character multiplexer at a strobe rate that results in a flicker free display. Figure 6 shows the three functional areas of the IC. These include: the input serial data register and control logic, a 140 bit two port RAM, and an internal multiplexer/display driver. The second IC is identical except characters 4 though 7 are driven.
Column Data Ranges Row 0 Row 1 Row 2 Row 3 Row 4 Row 5 Row 6 00H to 1FH 00H to 1FH 00H to 1FH 00H to 1FH 00H to 1FH 00H to 1FH 00H to 1FH
Figure 6. Block Diagram
CLKSEL CLK I/O Reset Oscillator
Counter Chain & Timing Logic
MUX Rate Display Multiplexer
Row Decoder & Driver
Y Address Decode
SD CLK SData Load
Serial Data Register
140 Bit RAM Write 28 X 5 Read 7 X 20
Column Drivers Digits 0 To 3
4-5X7 Characters 0123
4-5X7 Characters 4567
IC 1
X Address Decode 3 Bit Address Register 6 Bit Control Word Register Control Word Logic VDIM Controls
The second IC has the same function diagram as IC 1 IC 2 controls characters 4 To 7
IC 2
SCE5780/1/2/3/4/5
2-192
The following explains how to format the serial data to be loaded into the display. The user supplies a string of bit mapped decoded characters. The contents of this string is shown in Figure 7a. Figure 7b shows that each character consist of eight 8 bit words. The first word encodes the display character location and the succeeding seven bytes are row data. The row data represents the status (On, Off) of individual column LEDs. Figure 7c shows that each 8 bit word is formatted to represent Character Address, or Column Data. Figure 7d shows the sequence for loading the bytes of data. Bringing the LOAD line low enables the serial register to accept data. The shift action occurs on the low to high transition of the serial data clock (SDCLK). The least significant bit (D0) is loaded first. After eight clock pulses the LOAD line is brought high. With this transition the OPCODE is decoded. The decoded OPCODE directs D4-D0 to be latched in the Character Address register, stored in the RAM as Column data, or latched in the Control Word register. The control IC requires a minimum 600 ns delay between successive byte loads. As indicated in Figure 7a, a total of 512 bits of data are required to load all eight characters into the display. The Character Address Register selects the character address that the row and column data will be written to. See Table 2 for opcode and character addressing. After loading the Character Address Register, the next seven bytes load the column data, one row at a time, starting with row 0 (top row) and ending with row 6 (bottom row). Each character address has a 7 x 5 bit User RAM formatted as seven rows, each containing five column data bits. The three most significant bits, D7-D5 represent the opcode for the row data and
the least significant five bits, D4-D0 represent the column data. See Table 3 for the column data format. If an address is loaded before all seven rows are written, the next column data will be loaded into Row 0 of the new address. The remaining rows of the old address are not changed. Table 7 shows the Row Address for the example character, "D." Column data is written and read asynchronously from the 280 bit RAM. Once loaded, the internal oscillator and character multiplexer reads the data from the RAM. These characters are row strobed with column data as shown in Figures 8 and 9. The character strobe rate is determined by the internal or user supplied external MUX Clock and the ICs/ 320 counter. Table 7. Character "D"
Op code D7 D6 D5 Column Data D4 D3 D2 D1 D0 C0 C1 C2 C3 C4 Hex
Row 0 Row 1 Row 2 Row 3 Row 4 Row 5 Row 6
000 000 000 000 000 000 000
1 1 1 1 1 1 1
1 0 0 0 0 0 1
1 0 0 0 0 0 1
1 0 0 0 0 0 1
0 1 1 1 1 1 0
1E 11 11 11 11 11 1E
Figure 7a-d. Loading Serial Character Data
704Clock Cycles, 140.8 s
a.
Character 0
Character 1
Character 2
Character 3
Character 4
Character 5
Character 6
Character 7
88 Clock Cycles, 17.6 s
b.
Character 0 Address
Row 0 Column Data
Row 1 Column Data
Row 2 Column Data
Row 3 Column Data
Row 4 Column Data
Row 5 Column Data
Row 6 Column Data
11 Clock Cycles, 2.2s Character Address OPCODE D2 0 D1 0 D0 0 Time Between Loads 600ns(min)
11 Clock Cycles, 2.2s Column Data D7 0 D6 0 D5 0 D4 D D3 D OPCODE D2 D D1 D D0 D Time Between Loads 600ns(min)
c.
D7 1
D6 0
D5 1
D4 0
D3 0
LOAD
Serial Clock DATA
Clock Period
d.
D0 t0 D1 D2 D3 D4 D5 D6 D7 Time between LOADS
SCE5780/1/2/3/4/5
2-193
The user can activate four Control functions. These include: LED Brightness Level, IC Power Down, Prescaler, or Display Clear. OPCODEs and six bit words are used to initiate these functions. The OPCODEs and Control Words for the Character Address and Loading Column Data are shown in Tables 2 and 3 . Table 2. Load Character Address
Op code D7 D6 D5 Character Address D4 D3 D2 D1 D0 Hex Operation Load
Table 4a. Display Brightness
Op code D7 D6 Control Word D5 D4 D3 D2 D1 D0 Hex Operation Level
1 1 1 1 1
1 1 1 1 1 1 1 1
1 1 1 1 1 1 1 1
0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0
0 0 0 0 1 1 1 1
0 0 1 1 0 0 1 1
0 1 0 1 0 1 0 1
E0 E1 E2 E3 E4 E5 E6 E7
100% 53% 40% 27% 20% 13% 6.6% 0.0%
1 1 1 1 1 1 1 1
0 0 0 0 0 0 0 0
1 1 1 1 1 1 1 1
0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0
0 0 0 0 1 1 1 1
0 0 1 1 0 0 1 1
0 1 0 1 0 1 0 1
A0 A1 A2 A3 A4 A5 A6 A7
Character 0 Character 1 Character 2 Character 3 Character 4 Character 5 Character 6 Character 7
1 1 1
Table 4b. Display Brightness
Op code D7 D6 Control Word D5 D4 D3 D2 D1 D0 Hex Operation Level
1 1 1
1 1 1 1 1 1 1 1
1 1 1 1 1 1 1 1
0 0 0 0 0 0 0 0
1 1 1 1 1 1 1 1
0 0 0 0 1 1 1 1
0 0 1 1 0 0 1 1
0 1 0 1 0 1 0 1
E0 E1 E2 E3 E4 E5 E6 E7
100% 53% 40% 27% 20% 13% 6.6% 0.0%
Table 3. Load Column Data
Op code D7 D6 D5 Column Data D4 D3 D2 D1 D0 Operation Load
1 1 1 1 1
0 0 0 0 0 0 0
0 0 0 0 0 0 0
0 0 0 0 0 0 0
C0 C1 C2 C3 C4 C0 C1 C2 C3 C4 C0 C1 C2 C3 C4 C0 C1 C2 C3 C4 C0 C1 C2 C3 C4 C0 C1 C2 C3 C4 C0 C1 C2 C3 C4
Row 0 Row 1 Row 2 Row 3 Row 4 Row 5 Row 6
The SCE578X offers a unique Display Power Down feature which reduces ICC to less than 150 A total. When EFHEX is loaded (Table 5) the display is set to 0% brightness. When in the Power Down mode data may still be written into the RAM. The display is reactivated by loading a new brightness Level Control Word into the display. Table 5. Power Down
Op code D7 D6 Control Word D5 D4 D3 D2 D1 D0 Hex Operation Level
The user can select eight specific LED brightness levels, Table 4. Depending on how D3 is selected either one (1) for maximum peak current or zero (0) for 12.5% of maximum peak current in the control word per Table 4a and 4b, the user can select 16 specific LED brightness levels. These brightness levels (in percentages of full brightness of the display) depending on how the user selects D3 can be one (1) or zero (0) are as follows: 100% (E0HEX or E8HEX), 53% (E1HEX or E9HEX), 40% (E2HEX or EAHEX ), 27% (E3HEX or EBHEX ), 20% (E4HEX or ECHEX ), 13% (E5HEX or EDHEX), and 6.6% (E6HEX or EEHEX ), 0.0% (E7HEX or EFHEX ). The brightness levels are controlled by changing the duty factor of the row strobe pulse.
1
1
1
01
1
1
11
EF
0% brightness
Figure 8. Row and Column Locations for a Character "D" off LED Row 0 Row 1 Row 2 Row 3 Row 4 Row 5 Row 6 01234 Columns
SCE5780/1/2/3/4/5
on LED Previously "on" LED
2-194
Figure 9. Row Strobing
ROW LOAD Row 0 Row 1 Row 2 Row 3 Row 4 Row 5 Row 6 01234 Columns LOAD ROW 0 Row 0 Row 1 Row 2 Row 3 Row 4 Row 5 Row 6 01234 Columns LOAD ROW 1 Row 0 Row 1 Row 2 Row 3 Row 4 Row 5 Row 6 01234 Columns LOAD ROW 2 Row 0 Row 1 Row 2 Row 3 Row 4 Row 5 Row 6 01234 Columns LOAD ROW 3 Row 0 Row 1 Row 2 Row 3 Row 4 Row 5 Row 6 01234 Columns LOAD ROW 4 Row 0 Row 1 Row 2 Row 3 Row 4 Row 5 Row 6 01234 Columns LOAD ROW 5 Row 0 Row 1 Row 2 Row 3 Row 4 Row 5 Row 6 01234 Columns LOAD ROW 6
The SCE578X allows a high frequency external oscillator source to drive the display. Data bit, D4, in the control word format controls the prescaler function. The prescaler allows the oscillator source to be divided by 16 by setting D4=1. However, the prescaler should not be used, i.e., when using the internal oscillator source. The Software Clear (C0HEX ), given in Table 6, clears the Address Register and the RAM. The display is blanked and the Character Address Register will be set to Character 0. The internal counter and the Control Word Register are unaffected. The Software Clear will remain active until the next data input cycle is initiated. Table 6. Software Clear
Op code D7 D6 Control Word D5 D4 D3 D2 D1 D0 Hex Operation
where: Tjmax=maximum IC junction temperature PD=power dissipated by the ICs ja=thermal resistance, junction to ambient To determine the power dissipation of the display, use the following formula: PD=N * ILL/140 * RB where: N=number of LEDs on ILL/140=average current for a single LED RB=relative brightness level A typical thermal resistance vaule (ja) for this display is 50c/W when mounted in a socket soldered ona 0.062" thick PCB with 0.020", 1 ounce copper traces and the display covered by a plastic filter. The display's maximum IC junction temperature is 125C. Paragraph 6.2.5, Power Deration Curve is based on these typical values. Figure 10. Power Deration Curve (ja=50C/W)
2.5
1
1
0
0
0
0
0
0
C0
CLEAR
Multiplexer and Display Driver The eight characters are row multiplexed with RAM resident column data. The strobe rate is established by the internal or external MUX Clock rate. The MUX Clock frequency is divided by a 320 counter chain. This results in a typical strobe rate of 768 Hz. By pulling the Clock SEL line low, the display can be operated from an external MUX Clock. The external clock is attached to the CLK I/O connection. An asynchronous hardware Reset (pin 8) is also provided. Bringing this pin low will clear the Character Address Register, Control Word Register, RAM, and blanks the display. This action leaves the display set at Character Address 0, and the Brightness Level set at 100%, prescaler / 1. ELECTRICAL & MECHANICAL CONSIDERATIONS Thermal Considerations The display's power usage may need to be reduced to operate at high ambient temperatures. The power may be reduced by lowering the brightness level. reducing the total number of LEDs illuminated, or lowering VLED. The VCC supply, relative to the VLED supply, has little effect on the power dissipation of the display and is not considered when determining the power dissipation. Tot determine the power deration with a given ambient temperature, use the following formula: Tjmax=TA + PD * ja
2.0
1.5 Watts 1.0 0.5 0.0 -40 -30 -20 -10 0 10 20 30 40 50 60 70 80 90 100 Temperature
VCC and VLL are two separate power supplies sharing a common ground. VCC supplies power for all the display logic. VLL supplies the power for the LEDs. By separating the two supplies, VCCand VLL can be varied independently and keeps the logic supply clean. VLL can be varied between 3 volts and 5.5 volts. The LED drive current will vary with changes in VLL. See Figure 11 for ILL variance. VCC can vary between 3 volts and 5.5 volts. Operation below 4.5 volts will change the timing and switching levels of the inputs. Using 25% x VCC for VIL and 75% of VCC for VIH will work down to a VCC level of 3 volts.
SCE5780/1/2/3/4/5
2-195
Figure 11. ILL Variance
1.4 1.2 1
Post Solder Cleaning Procedures The least offensive cleaning solution is hot D.I. water (60C) for less than 15 minutes. Addition of mild saponifers is acceptable. Do not use commercial dishwasher detergents. For faster cleaning, solvents may be used. Exercise care in choosing solvents as some may chemically attack the nylon package. For further information refer to Appnotes 18 and 19 in the current Siemens Optoelectronic Data Book. See Appnote 19, Table 1, "Displays-Group 2." An alternative to soldering and cleaning the display modules is to use sockets. Naturally, 14 pin DIP sockets .300" wide with .100" centers work well for single displays. Multiple display assemblies are best handled by longer SIP sockets or DIP sockets when available for uniform package alignment. Socket manufacturers are Aries Electronics, Inc., Frenchtown, NJ; Garry Manufacturing, New Brunswick, NJ; Robinson-Nugent, New Albany, IN; and Samtec Electronic Hardward, New Albany, IN. For further information refer to Appnote 22 in the current Siemens Optoelectronic Data Book. Optical Considerations The 0.180" high character of the SCE578X gives readability up to five feet. Proper filter selection enhances readability over this distance. Using filters emphasizes the contrast ratio between a lit LED and the character background. This will increase the discrimination of different characters. The only limitation is cost. Take into consideration the ambient lighting environment for the best cost/benefit ratio for filters. Incandescent (with almost no green) or fluorescent (with almost no red) lights do not have the flat spectral response of sunlight. Plastic band-pass filters are an inexpensive and effective way to strengthen contrast ratios. The SCE5780 is a red display and should be used with long wavelength pass filter having a sharp cut-off in the 600 nm to 620 nm range. The SCE5782 is a high efficiency red display and should be used with long wavelength pass filter having a sharp cut-off in the 570 nm to 600 nm range. The SCE5784 is a high efficiency green display and should be used with long wavelength pass filter that peaks at 565 nm. Additional contrast enhancement is gained by shading the displays. Plastic band-pass filters with built-in louvers offer the next step up in contrast improvement. Plastic filters can be improved further with anti-reflective coatings to reduce glare. The trade-off is fuzzy characters. Mounting the filters close to the display reduces this effect. Take care not to overheat the plastic filter by allowing for proper air flow. Optimal filter enhancements are gained by using circular polarized, anti-reflective, band-pass filters. The circular polarizing further enhances contrast by reducing the light that travels through the filter and reflects back off the display to less than 1%. Several filter manufacturers supply quality filter materials. Some of them are: Panelgraphic Corporation, W. Caldwell, NJ; SGL Homalite, Wilmington, DE; 3M Company, Visual Products Division, St. Paul, MN; Polaroid Corporation,
Icc
0.8 0.6 0.4 0.2 0 3.00 3.25 3.50 3.75 4.00 4.25 4.50 4.75 5.00 5.25 5.50
Vcc
Interconnect Considerations Optimum product performance can be had when the following electrical and mechanical recommendations are adopted. The SCE578X's IC is constructed in a high speed CMOS process, consequently high speed noise on the SERIAL DATA, SERIAL DATA CLOCK, LOAD and RESET lines may cause incorrect data to be written into the serial shift register. Adhere to transmission line termination procedures when using fast line drivers and long cables (>10 cm). Good ground (pin 2) and power supply decoupling (pins 9 and 10) will insure that Icc (<800 mA peak) switching currents do not generate localized ground bounce. Therefore it is recommended that each display package use a 0.1F and 20 F tanulum capacitor between VCC and ground. When the internal MUX Clock is being used connect the CLKSEL pin to VCC. In those applications where RESET will not be connected to the system's reset control, it is recommended that this pin be connected to the center node of a series 0.1, F and 100 K RC network. Thus upon initial power up the RESET will be held low for 10 ms allowing adequate time for the system power supply to stabilize. ESD Protection The input protection structure of the SCE578X provides significant protection against ESD damage. It is capable of withstanding discharges greater than 2 KV. Take all the standard precautions, normal for CMOS components. These include properly grounding personnel, tools, tables, and transport carriers that come in contact with unshielded parts. If these conditions are not, or cannot be met, keep the leads of the device shorted together or the parts in anti-static packaging. Soldering Considerations The SCE578X can be hand soldered with SN63 solder using a grounded iron set to 260C. Wave soldering is also possible following these conditions: Preheat that does not exceed 93C on the solder side of the PC board or a package surface temperature of 85C. Water soluble organic acid flux (except carboxylic acid) or resinbased RMA flux without alcohol can be used. Wave temperature of 245C 5C with a dwell between 1.5 sec. to 3.0 sec. Exposure to the wave should not exceed temperatures above 260C for five seconds at 0.063" below the seating plane. The packages should not be immersed in the wave.
SCE5780/1/2/3/4/5
2-196
St. Paul, MN; Polaroid Corporation, Polarizer Division, Cambridge, MA; Marks Polarized Corporation, Deer Park, NY, Hoya Optics, Inc., Fremont, CA. One last note on mounting filters: recessing displays and bezel assemblies is an inexpensive way to provide a shading effect in overhead lighting situations. Several Bezel manufacturers are: R.M.F. Products, Batavia, IL; Nobex Components, Griffith Plastic Corp., Burlingame, CA; Photo Chemical Products of California, Santa Monica, CA; I.E.E.Atlas, Van Nuys, CA. Microprocessor Interface The microprocessor interface is through the serial port, SPI port or one out of eight data bits on the eight bit parallel port and also control lines SDCLK and LOAD. Power Up Sequence Upon power up display will come on at random. Thus the display should be reset at power-up. The reset will set the Address Register to Digit 0, User RAM is set to 0 (display blank) the Control Word is set to 0 (100% brightness) and the internal counters are reset. Loading Data into the Display Use following procedure to load data into the display: 1. Power up the display. 2. Bring RST low (600 ns duration minimum) to clear the Multiplex Counter, Address Register, Control Word Register, User Ram and Data Register. The display will be blank. Display brightness is set to 100%. 3. If a different brightness is desired, load the proper brightness opcode into the Control Word Register. 4. Load the Digit Address into the display. 5. Load display row and column data for the selected digit. 6. Repeat steps 4 and 5 for all digits.
Data Contents for the Word "ABCDEFG"
Step A B 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 61 62 63 D 7 1 1 1 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 D 6 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 D 5 0 1 1 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 D 4 0 0 0 0 0 1 1 1 1 1 0 1 1 1 1 1 1 1 0 0 0 1 1 1 0 0 0 1 1 1 1 1 1 1 0 1 1 1 1 1 1 1 0 1 1 1 1 1 1 1 0 0 1 1 1 1 1 0 0 1 1 1 1 1 1 1 D 3 0 0 0 0 1 0 1 0 0 0 0 1 0 0 1 0 0 1 0 0 1 0 0 0 1 0 0 1 0 0 0 0 0 1 0 1 0 0 1 0 0 1 0 1 0 0 1 0 0 0 0 1 0 0 0 0 0 1 0 0 0 0 1 0 0 0 D 2 0 0 0 1 0 0 1 0 0 0 0 1 0 0 1 0 0 1 0 1 0 0 0 0 0 1 0 1 0 0 0 0 0 1 1 1 0 0 1 0 0 1 1 1 0 0 1 0 0 0 1 1 0 0 0 0 0 1 1 0 0 0 1 0 0 0 DD 10 0 0 0 0 1 0 1 0 0 0 0 1 0 0 1 0 0 1 1 1 0 0 0 0 0 1 1 1 0 0 0 0 0 1 0 1 0 0 1 0 0 1 0 1 0 0 1 0 0 0 1 1 0 0 0 1 0 1 1 0 0 0 1 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 0 1 1 1 0 1 0 0 0 0 0 1 1 0 1 1 1 1 1 0 0 1 0 0 0 0 0 1 1 1 0 0 0 0 0 0 0 0 1 0 0 1 1 0 1 1 1 1 1 1 1 1 Function CLEAR 100% BRIGHTNESS DIGIT D0 SELECT ROW 0 () ROW 1 ) ROW 2 () ROW 3 () ROW 4 () ROW 5 (A) ROW 6 (A) DIGIT D1 SELECT ROW 0 (B) ROW 1 (B) ROW 2 (B) ROW 3 (B) ROW 4 (B) ROW 5 (B) ROW 6 (B) DIGIT D2 SELECT ROW 0 (C) ROW 1 (C) ROW 2 (C) ROW 3 (C) ROW 4 (C) ROW 5 (C) ROW 6 (C) DIGIT D3 SELECT ROW 0 (D) ROW 1 (D) ROW 2 (D) ROW 3 (D) ROW 4 (D) ROW 5 (D) ROW 6 (D) DIGIT D4 SELECT ROW 0 (E) ROW 1 (E) ROW 2 (E) ROW 3 (E) ROW 4 (E) ROW 5 (E) ROW 6 (E) DIGIT D5 SELECT ROW 0 (F) ROW 1 (F) ROW 2 (F) ROW 3 (F) ROW 4 (F) ROW 5 (F) ROW 6 (F) DIGIT D6 SELECT ROW 0 (G) ROW 1 (G) ROW 2 (G) ROW 3 (G) ROW 4 (G) ROW 5 (G) ROW 6 (G) DIGIT D7 SELECT ROW 0 (H) ROW 1 (H) ROW 2 (H) ROW 3 (H) ROW 4 (H) ROW 5 (H) ROW 6 (H)
SCE5780/1/2/3/4/5
2-197
Figure 12. Display Interface to Siemens/Intel 8031 Microprocessor (using serial port in mode 0)
VCC 18 40 VCC 15 SDCLK GND 13 LD DATA
10 XTAL2 RXD TXD 11
14
VCC
19 XTAL1 U1 8031 P3.7 17 9 RST P3.3 13 P3.4 14
ID
VCC 10 RST CLKSEL 21 19 GND CLK I/O 8 2
22 f TAN +
.01 f
Figure 13. Display Interface to Siemens/Intel 8031 Microprocessor (using one bit of parallel port as serial port)
VCC 40 P3.0 10 18 XTAL2 P3.1 11 P3.6 16 19 XTAL1 VCC 1 RST 9 P1.0 20 P0.0 39 VCC 15 SDCLK GND 13 LD DATA
14
ID
VCC 10 19 RST CLKSEL 21 2 GND CLK I/O 8
22 F TAN +
U1 8031
.01 F
Figure 14. Display Interface with Motoroal 68HC05C4 Microprocessor (using SPI Port)
VCC VCC 38 40 OSC1 PA0 PA1 SCLK MOSI 11 10 33 32 15 SDCLK GND 13 LD DATA
ID
VCC 10 CS 21 19 RST GND CLK I/O 8 2
14 22 F TAN +
39 OSC2 VCC
U1 68HC05C4 1 RST 9 PA2 20
.01 F
Figure 15. Cascading Multiple Displays
RST VCC RST CLK I/O CLK SEL RST CLK I/O CLK SEL
Intelligent Display DATA SDCLK LOAD DATA SDCLK A0 A1 A2 A3 LD 0 Chip Address Decoder 15 CE
14 more displays in between
Intelligent Display DATA SDCLK LOAD
Address Decode 1-14
Multiple displays can be cascaded using the CLK SEL and CLK I/O pins (Figure 15). The display designated as the MasterClock source should have its CLK SEL pin tied high and the slaves should have their CLK SEL pins tied low. All CLK I/O pins should be tied together. One display CLK I/O can drive 15 slave CLK I/Os. Use RST to synchronize all display counters.
SCE5780/1/2/3/4/5
2-198
Character Set
HEX CODE HEX CODE HEX CODE HEX CODE HEX CODE HEX CODE HEX CODE HEX CODE
02 06 0E 1E 0E 06 02 00 00 00 04 0A 11 1F 00 00 01 0E 14 04 04 0A 00 0E 11 11 11 0E 00 00 00 00 00 00 00 02 04 04 04 04 04 02 0E 11 13 15 19 11 0E 0E 11 11 0E 11 11 0E 0E 11 17 15 17 10 0E 11 11 11 1F 11 11 11 1E 11 11 1E 10 10 10 11 11 0A 04 0A 11 11 0C 0C 08 04 00 00 00 10 10 16 19 11 11 11 00 00 1E 11 19 16 10 00 00 11 0A 04 0A 11
04 00 04 08 11 11 0E 00 10 1C 12 12 02 01 00 04 0E 15 15 0E 04 0A 00 11 11 11 11 0E 04 04 04 04 04 00 04 08 04 04 04 04 04 08 04 0C 04 04 04 04 0E 0E 11 11 0F 01 02 0C 0E 11 11 1F 11 11 11 07 04 04 04 04 04 07 0E 11 11 11 15 12 0D 11 11 0A 04 04 04 04 00 00 0E 12 12 12 0D 00 04 00 0C 04 04 0E 00 00 0F 11 13 0D 01 00 00 11 0A 04 04 08
1F 00 11 0A 04 0A 11 0E 11 11 1F 11 11 0E 0E 11 11 11 11 0A 1B 00 0A 00 11 11 11 0E 0A 0A 00 00 00 00 00 00 0A 04 1F 04 0A 00 0E 11 01 06 08 10 1F 00 0C 0C 00 0C 0C 00 1E 11 11 1E 11 11 1E 01 01 01 01 01 11 0E 1E 11 11 1E 14 12 11 1F 01 02 04 08 10 1F 10 10 10 16 19 11 1E 02 00 06 02 02 12 0C 00 00 0B 0C 08 08 08 00 00 1F 02 04 08 1F
1F 00 11 19 15 13 11 00 10 08 04 0A 11 11 04 00 0E 11 1F 11 11 00 04 02 1F 02 04 00 0A 0A 1F 0A 1F 0A 0A 00 04 04 1F 04 04 00 0E 11 01 0E 01 11 0E 0C 0C 00 0C 0C 04 08 0E 11 10 10 10 11 0E 11 12 14 18 14 12 11 0E 11 10 0E 01 11 0E 07 04 04 04 04 04 07 00 00 0E 10 10 11 0E 10 10 12 14 18 14 12 00 00 0E 10 0E 01 1E 02 04 04 08 04 04 02
1F 00 16 19 11 11 11 00 00 09 09 09 0E 10 04 00 0E 12 12 12 0D 00 0F 08 08 08 18 08 04 0F 14 0E 05 1E 04 00 00 00 18 18 08 10 02 06 0A 12 1F 02 02 01 02 04 08 04 02 01 1E 11 11 11 11 11 1E 10 10 10 10 10 10 1F 1F 04 04 04 04 04 04 00 10 08 04 02 01 00 01 01 01 0D 13 11 0F 0C 04 04 04 04 04 0E 08 08 1C 08 08 0A 04 04 04 04 00 04 04 04
00 00 0D 12 12 12 0D 00 01 0E 1A 0A 0A 0A 0A 00 0E 11 1F 11 11 0C 12 04 08 1E 00 00 18 19 02 04 08 13 03 00 00 00 1F 00 00 00 1F 10 1E 01 01 01 1E 00 00 1F 00 1F 00 00 1F 10 10 1E 10 10 1F 11 1B 15 15 11 11 11 11 11 11 11 11 11 0E 1C 04 04 04 04 04 1C 00 00 0E 11 1E 10 0E 00 00 0A 15 11 11 11 00 00 11 11 11 13 0D 18 04 04 02 04 04 08
0C 12 12 16 11 16 10 00 00 0F 12 12 12 0C 0A 00 0E 12 12 12 0D 06 09 08 1C 08 08 1F 08 14 14 08 15 12 0D 00 00 00 00 00 0C 0C 06 08 10 1E 11 11 0E 10 08 04 02 04 08 10 1F 10 10 1E 10 10 10 11 11 19 15 13 11 11 11 11 11 0A 0A 04 04 04 0E 15 04 04 04 04 04 0A 08 1C 08 08 08 00 00 16 19 11 11 11 00 00 11 11 11 0A 04 00 00 08 15 02 00 00
06 08 04 0E 11 11 0E 1F 08 04 02 04 08 1F 0A 0E 11 11 11 11 0E 11 0A 04 04 0E 04 04 0C 0C 04 08 00 00 00 00 01 02 04 08 10 00 1F 01 02 04 08 08 08 0E 11 01 02 04 00 04 0E 11 10 10 13 11 0E 0E 11 11 11 11 11 0E 11 11 11 15 15 1B 11 00 00 00 00 00 00 1F 00 00 0F 11 0F 01 06 00 00 0E 11 11 11 0E 00 00 11 11 15 15 0A 0A 15 0A 15 0A 15 0A
SCE5780/1/2/3/4/5
2-199

▲Up To Search▲

Price & Availability of SCE5780

	To Download SCE5780 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .